
MHR Series


9x14 mm, 5.0 Volt, HCMOS/TTL, Clock Oscillator












^{*} Consult factory regarding availability of "B" and "C" symmetry codes, and "8" stability code.



SUGGESTED SOLDER PAD LAYOUT



NOTE: A capacitor of value 0.01 μF or greater between Vdd and Ground is recommended.

Pin Connections

PIN	FUNCTION			
1	N/C or Tristate			
2	Gro und			
3	Output			
4	+Vdd			

	PARAMETER	Symbol	Min.	тур.	Max.	Units	Condition/Notes
	Frequency Range	F	1		80	MHz	
	Operating Temperature	TA	(See Ordering Information)				
	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	∆F/F	(See Ordering Information)				
	Aging						
	1st Year		-5		+5	ppm	
	Thereafter (per year)		-5		+5	ppm	
	Input Voltage	Vdd	4.5	5.0	5.5	٧	
	Input Current	ldd			30	mA	1.000 to 40.000 MHz
Su					50	mA	40.001 to 50.000 MHz
[읉					55	mA	50.001 to 80.000 MHz
Ŭ	Output Type						HCMOS/TTL
Electrical Specifications	Load						See Note 1
	1 to 50 MHz		10 TTL or 50 pF				
	50.001 to 67 MHz		5 TTL or 30 pF				
	67.001 to 80 MHz		15 pF				
Ĭ	Symmetry (Duty Cycle)		(See Ordering Information)				See Note 2
	Logic "1" Level	Voh	90% Vdd			V	HCMOS Load
			Vdd -0.5			٧	TTL Load
	Logic "0" Level	Vol			10% Vdd	V	HCMOS Load
					0.5	V	TTL Load
	Output Current				±12	mA	
	Rise/Fall Time	Tr/Tf					See Note 3
	1 to 40 MHz				10	ns	
	40.001 to 50 MHz				8	ns	
	50.001 to 80 MHz				6	ns	
	Tristate Function		Input Logic "1" or floating; output active Input Logic "0"; output disables to high-Z				
	Start up Time				10	ms	
	Random Jitter	Rj		5	12	ps RMS	1-Sigma

- TTL load See load circuit diagram #1. HCMOS load See load circuit diagram #2.
 Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
 Rise/fall times are measured between 0.5 V and 2.4 V for TTL load, and between 10% and 90% Vdd for HCMOS load.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.